

HNS50N65F/P/T (HN65R190)

650V N-Channel Enhancement Mode MOSFET

Description

The HNS50N65F/P/T is CoolFET II MOSFET family that is utilizing charge balance technology for extremely low on-resistance and low gate charge performance.

HNS14N65F/P/T is suitable for applications which require superior power density and outstanding efficiency

General Features


$V_{DS} = 650V$ (Type: 740V) $IDM = 50A$

$R_{DS(ON)} < 190m\Omega$ @ $V_{GS}=10V$ (Type: 150m Ω)

Application

Uninterruptible Power Supply(UPS)

Power Factor Correction (PFC)



Package Marking and Ordering Information

Product ID	Pack	Marking	Qty(PCS)
HNS50N65F	TO-220F-3L	HNS50N65F XXX YYYY	1000
HNS50N65P	TO-220-3L	HNS50N65P XXX YYYY	1000
HNS50N65T	TO-263-3L	HNS50N65T XXX YYYY	1000

Absolute Maximum Ratings ($T_c=25^\circ C$ unless otherwise noted)

Symbol	Parameter	Value	Unit
$VDSS$	Drain-Source Voltage ($V_{GS} = 0V$)	650	V
ID	Continuous Drain Current	21	A
IDM	Pulsed Drain Current (note1)	50	A
VGS	Gate-Source Voltage	± 30	V
E_{AS}	Single Pulse Avalanche Energy (note2)	500	mJ
P_D	Power Dissipation ($T_c = 25^\circ C$)	151	W
T_J, T_{stg}	Operating Junction and Storage Temperature Range	-55~+150	°C
R_{thJC}	Thermal Resistance, Junction-to-Case	0.82	°C/W
R_{thJA}	Thermal Resistance, Junction-to-Ambient	62	°C/W

HNS50N65F/P/T (HN65R190)

650V N-Channel Enhancement Mode MOSFET

Electrical Characteristics ($T_J=25^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
BVDSS	Drain to source breakdown voltage	$V_{GS}=0\text{V}$, $I_D=250\mu\text{A}$	650	740	--	V
$\Delta B V_{DSS} / \Delta T_J$	Breakdown voltage temperature coefficient	$I_D=250\mu\text{A}$, referenced to 25°C	--	0.7	--	$\text{V}/^\circ\text{C}$
IDSS	Drain to source leakage current	$V_{DS}=650\text{V}$, $V_{GS}=0\text{V}$	--	--	1	μA
		$V_{DS}=520\text{V}$, $T_C=125^\circ\text{C}$	--	--	50	μA
IGSS	Gate to source leakage current, forward	$V_{GS}=30\text{V}$, $V_{DS}=0\text{V}$	--	--	100	nA
	Gate to source leakage current, reverse	$V_{GS}=-30\text{V}$, $V_{DS}=0\text{V}$	--	--	-100	nA
VGS(TH)	Gate threshold voltage	$V_{DS}=V_{GS}$, $I_D=250\mu\text{A}$	2.5	3.3	4.5	V
RDS(ON)	Drain to source on state resistance	$V_{GS}=10\text{V}$, $I_D = 3.2\text{A}$	--	150	190	$\text{m}\Omega$
Ciss	Input capacitance	$V_{GS}=0\text{V}$, $V_{DS}=100\text{V}$, $f=1\text{MHz}$	--	1510	--	pF
Coss	Output capacitance		--	65	--	
Crss	Reverse transfer capacitance		--	2.4	--	
td(on)	Turn on delay time	$V_{DS}=400\text{V}$, $I_D=13\text{A}$, $R_G=4.7\Omega$, $V_{GS}=13\text{V}$	--	10	--	ns
tr	Rising time		--	19.8	--	
td(off)	Turn off delay time		--	45.4	--	
tf	Fall time		--	41.4	--	
Qg	Total gate charge	$V_{DS}=480\text{V}$, $V_{GS}=10\text{V}$, $I_D=11\text{A}$	--	7.27	--	nC
Qgs	Gate-source charge		--	17.4	--	
Qgd	Gate-drain charge		--	43.9	--	
IS	Continuous source current	Integral reverse p-n Junction diode in the MOSFET	--	--	21	A
ISM	Pulsed source current		--	--	63	A
VSD	Diode forward voltage drop.	$I_S=7.3\text{A}$, $V_{GS}=0\text{V}$	--	0.812	1.5	V
Tr	Reverse recovery time	$I_S=11\text{A}$, $V_{GS}=0\text{V}$, $V_{DD}=400\text{V}$, $dI_F/dt=100\text{A/us}$,	--	288	--	ns
Qrr	Reverse recovery Charge		--	3.66	--	uC

Note :

- 1、The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.
- 2、The EAS data shows Max. rating . L=0.5mH, IAS =7A, VDD =50V, RG=25Ω
- 3、The test condition is Pulse Test: ISD ≤ ID, dI/dt = 100A/us, VDD≤ BVDSS, Starting at $T_J =25^\circ\text{C}$
- 4、The power dissipation is limited by 150°C junction temperature
- 5、The data is theoretically the same as ID and IDM , in real applications , should be limited by total power dissipation.

HNS50N65F/P/T (HN65R190)

650V N-Channel Enhancement Mode MOSFET

Typical Characteristics




Figure1: Power dissipation (Non FullPAK)




Figure2: Power dissipation (FullPAK)




Figure3: Power dissipation
 $P_{tot}=f(T_c)$




Figure4:Max. transient thermal impedance
 $Z_{thJC}=f(t_p)$; parameter: $D=t_p/T$




Figure5: Max. transient thermal impedance
 $Z_{thJC}=f(t_p)$; parameter: $D=t_p/T$




Figure6: Max. transient thermal impedance
 $Z_{thJC}=f(t_p)$; parameter: $D=t_p/T$

HNS50N65F/P/T (HN65R190)

650V N-Channel Enhancement Mode MOSFET




Figure 7: Safe operating area (Non FullPAK)
 $I_D=f(V_{DS})$; $T_J=25^\circ\text{C}$; $D=0$; parameter: t_p




Figure 8 : Safe operating area (Non FullPAK)
 $I_D=f(V_{DS})$; $T_J=25^\circ\text{C}$; $D=0$; parameter: t_p




Figure9 : TSafe operating area (FullPAK-T0220A)
 $R_{DS(\text{on})}=f(I_D)$; $T_J=25^\circ\text{C}$; parameter: V_{GS}




Figure 10: Typ. output characteristics
 $R_{DS(\text{on})}=f(T_J)$; $I_D=3.2\text{A}$; $V_{GS}=10\text{V}$




Figure 11: Typ. output characteristics
 $I_D=f(V_{DS})$; $T_J=125^\circ\text{C}$; parameter: V_{GS}




Figure 12: Type. gate charge
 $R_{DS(\text{on})}=f(I_D)$; $T_J=25^\circ\text{C}$; parameter: V_{GS}

HNS50N65F/P/T (HN65R190)

650V N-Channel Enhancement Mode MOSFET

Package Mechanical Data-TO-X

